Micro architecture design, VLSI, digital circuit, CMOS technology, 45nm process, low power consumption, high speed operation, RISC instruction set, pipelined processor, 5-stage pipeline, fetch-decode-execute-memory-writeback, ALU with multiplier and divider, register file with 32 registers, cache memory with 128KB capacity, Harvard architecture, synchronous design, clock gating technique, floorplan with rectangular shape, standard cell library, Synopsys design compiler, RTL description, Verilog HDL, FPGA prototyping, Xilinx Virtex-5,